Arşiv logosu
  • Türkçe
  • English
  • Giriş
    Yeni kullanıcı mısınız? Kayıt için tıklayın. Şifrenizi mi unuttunuz?
Arşiv logosu
  • Koleksiyonlar
  • Sistem İçeriği
  • Analiz
  • Talep/Soru
  • Türkçe
  • English
  • Giriş
    Yeni kullanıcı mısınız? Kayıt için tıklayın. Şifrenizi mi unuttunuz?
  1. Ana Sayfa
  2. Yazara Göre Listele

Yazar "Hamzeh, Omar" seçeneğine göre listele

Listeleniyor 1 - 1 / 1
Sayfa Başına Sonuç
Sıralama seçenekleri
  • Yükleniyor...
    Küçük Resim
    Öğe
    Design of a digitally controlled ring oscillator for ADPLL
    (İstanbul Medipol Üniversitesi Fen Bilimleri Enstitüsü, 2021) Hamzeh, Omar; Doğan, Hakan; Doğan, Merve Yüsra
    The digitally controlled oscillator is a commonly investigated circuitry due to its wide uses, especially in PLLs. This thesis proposes a digitally controlled ring oscillator with a sufficiently wide tuning range and fine frequency steps. The designed digitally controlled ring oscillator is based on single-ended ring oscillator topology since it is dedicated to ADPLL and guarantees a wide tuning range, power efficiency and small area. The main operation frequency requirement is given as low frequency centered at 400MHz and high frequency centered at 560MHz. In order to obtain a sufficiently wide tuning range with fine frequency steps and to cover the Process, Voltage, and Temperature corners, the design relies on three main tuning networks for coarse tuning, fine-tuning and process corner tuning. This design has the potential of oscillating at the frequency range of (278.9MHz - 1.14GHz) with a frequency step of 1.9MHz at 400MHz and 3.8MHz at 560MHz. Moreover, the fine frequency step is 37 kHz and the main supply voltage is 1.8V. The PVT corners covered are 10% voltage change, the temperature range of (71o, - 40o), and the change in the technology speed as slow, typical, and fast. The phase noise is -113.9dBc and -111.8dBc at 1MHz offset and the power consumption is 2.86mW and 3.83mW for 400MHz and 560MHz respectively. This work was implemented using XH018 0.18µm CMOS technology by X-Fab. The layout design was done using Cadence Virtuoso Layout editor tool, where five metals layers were used to construct the layout of the proposed DCO. The Top-level layout dimensions of this work are 245µm in width and 315µm in height. Finally, this work proposes a unique design model based on artificial neural network algorithms in order to cover the gap between theory and the real design environment and to reduce the required design time. An artificial neural network-based model is designed to model the designed DCO. The dataset used for training and testing the model is extracted from the designed DCO outcome. The performance of the ANN model gives promising results predicting the oscillation frequency of the DCO effectively for the given resistance and capacitance with an average error of 2.5MHz, where MSE is 3.95x10-5 and Root Mean Squared Error (RMSE) is 0.0063

| İstanbul Medipol Üniversitesi | Kütüphane | Açık Erişim Politikası | Rehber | OAI-PMH |

Bu site Creative Commons Alıntı-Gayri Ticari-Türetilemez 4.0 Uluslararası Lisansı ile korunmaktadır.


Kavacık, Göztepe Mah, Atatürk Cd. No:40, 34810 Beykoz, İstanbul, TÜRKİYE
İçerikte herhangi bir hata görürseniz lütfen bize bildirin

DSpace 7.6.1, Powered by İdeal DSpace

DSpace yazılımı telif hakkı © 2002-2026 LYRASIS

  • Çerez Ayarları
  • Gizlilik Politikası
  • Son Kullanıcı Sözleşmesi
  • Geri Bildirim